UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/573,566	03/27/2006	Takeshi Ohtsuka	2006_0384A	4781
	7590 08/12/200 , LIND & PONACK I	EXAMINER		
2033 K. STREE	•	GIARDINO JR, MARK A		
SUITE 800 WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER
			2185	
		MAIL DATE	DELIVERY MODE	
		08/12/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Applica	tion No.	Applicant(s) OHTSUKA, TAKESHI				
		10/573,	566					
		Examin	er	Art Unit				
		MARK A	GIARDINO JR	2185				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORT WHICHE - Extensions after SIX (6 - If NO perio - Failure to r Any reply r	FENED STATUTORY PERIOD F VER IS LONGER, FROM THE N of time may be available under the provision b) MONTHS from the mailing date of this com d for reply is specified above, the maximum seply within the set or extended period for repl ecceived by the Office later than three months ent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF T s of 37 CFR 1.136(a). In no of munication. tatutory period will apply and y will, by statute, cause the a	THIS COMMUNICATION EVENT, however, may a reply be will expire SIX (6) MONTHS from the polication to become ABANDON	DN. imely filed m the mailing date of this o IED (35 U.S.C. § 133).				
Status								
2a)⊠ This 3)⊡ Sin	sponsive to communication(s) files action is FINAL . ce this application is in condition sed in accordance with the pract	2b)∏ This action is for allowance excep	ot for formal matters, p		e merits is			
Disposition o	of Claims							
4a) 5)□ Cla 6)⊠ Cla 7)□ Cla	im(s) <u>1-12</u> is/are pending in the Of the above claim(s) is/a im(s) is/a im(s) is/are allowed. im(s) <u>1-12</u> is/are rejected. im(s) is/are objected to. im(s) are subject to restri	are withdrawn from c						
	_							
10)☐ The App Rep	specification is objected to by the drawing(s) filed on is/are licant may not request that any objectement drawing sheet(s) including oath or declaration is objected to	ection to the drawing(s) g the correction is requ	be held in abeyance. So ired if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CF				
Priority unde	er 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) Notice of [3] Informatio	References Cited (PTO-892) Draftsperson's Patent Drawing Review (n Disclosure Statement(s) (PTO/SB/08) s)/Mail Date		4) Interview Summar Paper No(s)/Mail 5) Notice of Informal 6) Other:	Oate				

Art Unit: 2185

DETAILED ACTION

Applicant's request for reconsideration of the finality of the rejection of the last

Office action is persuasive and, therefore, the finality of that action is withdrawn.

The Examiner acknowledges the applicant's submission of the amendment dated

7/17/2008. At this point claims 1-12 have been amended and no claims have been

added. Thus, claims 1-12 are pending in the instant application.

The instant application having Application No. 10/573566 has a total of 12 claims

pending in the application, there are 2 independent claims and 10 dependent claims, all

of which are ready for examination by the examiner.

INFORMATION DISCLOSURE STATEMENT

The information disclosure statement filed 7/17/2008 fails to comply with 37 CFR

1.98(a)(3) because it does not include a concise explanation of the relevance, as it is

presently understood by the individual designated in 37 CFR 1.56(c) most

knowledgeable about the content of the information, of each patent listed that is not in

the English language. It has been placed in the application file, but JP 2001-202281

has not been considered.

REJECTIONS BASED ON PRIOR ART

Claim Rejections - 35 USC ' 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. ' 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-3 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Ellis et al (US 6,029,226).

Regarding Claim 1, Ellis ('226) teaches a drive device for writing data transmitted by a host device onto a memory card in accordance with a command issued by the host device, comprising:

a receiving unit operable to receive a plurality of commands issued by the host device (see Column 3 Lines 24-31, a receiving unit is inherently present because commands are received); and

a writing unit operable, if a write end address of one of the received commands is consecutive with a write start address of a following command, to perform the data writing to the memory card by the consecutive commands in a single process (see the "normal write" procedure described on Column 6 Lines 6-12 and, this "normal write" process can perform writes with consecutive addresses according to the single process further described below); and

an analysis unit operable to decode the write-start address and a sector number of each command, the sector number being the number of sectors of data for writing the

command (such an analysis unit is inherently present to load the buffer with the sector numbers described in Column 5 Lines 33-40);

the process involves processing to sequentially write data received from the host device to the memory card being repeated until a STOP instruction is given (the status field that indicates a transfer has finished [equivalent to a STOP instruction] is taught on Column 5 Lines 54-58),

the process is activated when the analysis unit decodes a write-start address *A* and the sector number *s* from the one command, and involves the data writing being started from the write-start address *A* (see how the unit starts the write process as soon as it receives write information, Column 6 Lines 6-12),

the analysis unit analyzes the following command until the written sector number reaches s (the analysis unit analyzes following commands [according to the process in Figure 6, also see accompanying description on Column 7 Lines 39-45] even when the DMA engine is not ready [and presumably involved in a read or write transfer, note how when analyzing some commands, the microprocessor must wait until the DMA is ready as in Column 7 Lines 39-45]).

Regarding Claim 2, Ellis ('226) teaches all limitations of Claim 1, wherein an instruction unit operable to give the STOP instruction at a point when a written sector number reaches s + t, where s is the sector number of the one command and t is the sector number of the following command (Column 5 Lines 54-58, a status is given to indicate that a transfer has finished, since this appears to be done after all writes are finished, and this would include when the s + t sectors are written).

Regarding Claim 3, Ellis ('226) teaches all limitations of Claim 2, and the instruction unit gives the STOP instruction when the written sector number reaches s+t, if a write-start address B of the following command is consecutive with a write-end address A+s of the one command (Column 5 Lines 54-58, a status is given to indicate that a transfer has finished, since this appears to be done after all write

processes are finished, and this would include when the s + t sectors are written).

Regarding Claim 6, Ellis ('226) teaches all limitations of Claim 2, wherein a wait flag is appended to a command received from the host device, and if the command with the wait flag is received and a following command has yet to be received, the analysis and instruction units wait for the following command to be received (Column 5 Lines 54-58).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 4 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ellis ('226) in view of Ellis et al (US 7,181,548).

Regarding Claim 4, all limitations of Claim 3 are discussed above. Ellis ('226) teaches that tags may be appended to instructions (Column 5 Lines 1-8 in Ellis ('226)), but does not specifically teach a prohibit flag appended to the one command that makes

the unit give a STOP instruction at a point when the written sector number reaches s if the prohibit flag is appended to the one command. However, Ellis ('548) teaches a 'CgeNaca' bit and 'Naca' bit (Column 10 Lines 42-46), together which may be considered a prohibit flag. When this flag is set, the next command will be treated as sequential as described by Ellis ('226) (Column 6 Lines 16-26 in Ellis ('226)). Note that Ellis ('226) teaches that the write-start address B of the following command must be within A + s of the following comma wherein the process is activated when the analysis unit decodes a write-start address A and the sector number s from the one command, and involves the data writing being started from the write-start address A (see how the unit starts a write as soon as it receives address information, Column 6 Lines 6-12),

Page 6

the analysis unit analyzes the following command until the sector number reaches s (see Column 6 Lines 17-22) and hence includes the case where B is consecutive with A + s. If this flag is not enabled, the command will be treated as nonsequential (Column 10 Lines 44-47 in Ellis ('548)) and thus fall under the first mode of operation as described by Ellis ('226) (Column 6 Lines 6-12 in Ellis ('226)). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have used such a bit, since it is partially described by Ellis ('226) when he describes managing sequences (Column 5 Lines 1-8). As motivation, if this flag is present and set, the memory device is freed from having to check for a consecutive write address itself and thus makes the write process faster. Thus, by using this flag, we obtain the additional benefit of improved write performance, as would have been well known to one of ordinary skill in the art.

Art Unit: 2185

Regarding Claim 5, all limitations of Claim 3 are discussed above. Ellis ('226) teaches tags that may be appended to instructions (Column 5 Lines 1-8 in Ellis ('226)), but does not specifically teach a prohibit flag appended to the following command that makes the unit give a STOP instruction at a point when the written sector number reaches s if the prohibit flag is appended to the following command. However, Ellis ('548) teaches an "Enable Sequential" bit (Column 10 Lines 30-34 in Ellis ('548)), which is a logically inverted prohibit flag. When this bit is set, the next command will be treated as sequential as described by Ellis ('226) (Column 6 Lines 16-26 in Ellis ('226)). If this Enable Sequential bit is not enabled, the commands are not treated as sequential and thus fall under the first mode of operation as described by Ellis ('226) (Column 6 Lines 6-12 in Ellis ('226)). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have used such a bit, since it is partially described by Ellis ('226) when he describes managing sequences (Column 5 Lines 1-8 in Ellis ('226)). Motivation is the same as applied to Claim 4 above.

Claims 7-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ellis ('226) in view of Krantz (US 6,826,650).

Regarding Claims 7 and 8, Ellis ('226) teaches all limitations of Claim 3 as discussed above, but does not teach a tag attached thereto, with the flags showing an order of the commands. However, Krantz teaches a tag showing an order of the commands (see address registers and description Column 2 Lines 18-36 in Krantz). He

Page 8

also teaches a storage unit operable to store commands received from the host device (buffer memory controller 230, also see Figure 1 in Krantz), a rearranging unit operable to rearrange the stored commands in order of the write-start addresses (such a unit is inherently present for the functionality described in Column 2 Lines 37-39 in Krantz) wherein the analysis unit performs the analysis in the rearranged order of the commands (such functionality is inherently present in the analysis unit for writing data on consecutive tracks as described in Column 2 Lines 33-36). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to which the subject matter pertains to have provided the extra hardware functionality as listed above. Krantz provides the motivation when he states that adding these devices improves system performance (Column 2 Lines 41-52 in Krantz).

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ellis ('226) in view of Harari et al (US 5,297,148).

Regarding Claim 9, all limitations of Claim 2 have been discussed above. However, Ellis ('226) does not teach an analysis unit that judges if the number of sectors is an integer multiple of the number of sectors in an erasable block of the memory card, and if the unit is judged in the negative, the instruction unit continues the process by not giving the STOP instruction even if the written sector number reaches s + t, and waits for a further command to be received. However, Oyaizu teaches a flash memory buffer that holds bytes of write information until it is ready to be written to a flash memory device (see Column 14 Line 41 to Column 15 Line 16 in Harari). It would

have been obvious to a person of ordinary skill in the art at the time the invention was made to have stored the write information in a buffer and wait until an integer multiple of the number of sectors were stored before acknowledging the STOP instruction from the host. As motivation, memory blocks are erased in block units and cannot be re-written without re-writing the entire contents of the block (see Column 4 Lines 44-49 in Harari). Therefore, a person having ordinary skill in the art would want to make sure that before writing to a block, as much data as possible is ready to be written to said block to avoid re-writing the block several times sequentially, thereby causing delays in write times. So, by combining the two devices, the additional benefit of faster write times is obtained.

Claims 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ellis ('226) in view of Carman et al (US 6,272,632).

Regarding Claim 10, this claim is the computer readable medium claim analogous to Claim 1 and is rejected under similar rationale.

However, Ellis ('226) teaches this functionality implemented in hardware.

Carman teaches advantages of using software instead of hardware (Column 1 Line 53 to Column 2 Line 7 in Carman). It would have been obvious to a person of ordinary skill in the art at the time the invention was made to which the subject matter pertains to have implemented the device described by Ellis ('226) in software. As motivation,

Carman lists the benefits of cost and ease of integration of software compared to hardware (Column 1 Line 53 to Column 2 Line 7 in Carman). Thus, by implementing the functionality in software, additional benefits are obtained.

Art Unit: 2185

Regarding Claim 11, this claim is the computer readable medium claim analogous to Claim 2, and since Carman renders changing hardware to software obvious, this claim is rejected under similar rationale as Claim 2.

Regarding Claim 12, this claim is the computer readable medium claim analogous to Claim 3, and since Carman renders changing hardware to software obvious, this claim is rejected under similar rationale as Claim 3.

ARGUMENTS CONCERNING PRIOR ART REJECTIONS

Rejections - USC 102/103

In response to applicant's argument that it would not be possible for Ellis to perform analysis up to a certain sector number "s" during a coalesced write process, it has been considered and is persuasive. However, during the "normal" write process, the steps in the process defined by applicant are performed. Thus, the "one command" is a write and the "following command" is a write that is performed after the "one command" in the single process defined in the limitations of Claim 1.

In response to applicant's argument that Column 7 Lines 11-39 of Ellis teaches the coalesced write, this argument has been considered but is moot in view of the new ground of rejection.

In response to applicant's argument that Column 7 Lines 39-45 is inconsistent with other actions taken, the argument has been considered and is persuasive. The examiner believes that the position taken in this office action is no longer contradictory.

Art Unit: 2185

CLOSING COMMENTS

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in

this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37

CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the date of this final action.

STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the

application as recommended by M.P.E.P. '707.07(i):

CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, claims 1-12 have received a second action on the

merits and are subject of a second action final.

DIRECTION OF FUTURE CORRESPONDENCES

Art Unit: 2185

Any inquiry concerning this communication or earlier communications from the examiner should be directed to M. Anthony Giardino whose telephone number is (571) 270-3565 and can normally be reached on Monday - Thursday 7:30am - 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Sanjiv Shah can be reached on (571) 272 - 4098. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

M.A. Giardino

/M.G./

Patent Examiner Art Unit 2185

August 12, 2008

/Sanjiv Shah/

Supervisory Patent Examiner, Art Unit 2185